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ABSTRACT 
This paper will address several aspects of the design and construction of 
submodules based on thin-film amorphous silicon (a-Si) p i n solar cells. 
Starting from presently attainable single cell characteristics, and a realistic 
set of specifications, practical module designs will be discussed from the 
viewpoints of efficient designs, the fabrication requirements, and reliability 
concerns. The examples will center mostly on series interconnected modules of 
the superstrate type with detailed discussions of each portion of the structure 
in relation to its influence on module efficiency. Emphasis will be placed on 
engineering topic6 such as: area coverage, optimal geometries, and cost and 
reliability. Practical constraints on achieving optimal designs, along with 
some examples of potential pitfalls in the manufacture and subsequent 
performance of a-Si modules will be discussed. 
I. INTRODUCTION 
A major advantage of thin-film solar cell technology is the ability to 
deposit the active film over large areas in a single process step. 
considerations, however, require that the photovoltaic area be divided and 
individual cells be interconnected so as to provide specified voltages and 
currents. For amorphous silicon and several other thin-film devices which are 
deposited on a transparent conductive surface, the series connected motlolithic 
module has evolved as a convenient and efficient structure to accomplish this 
division to form practical circuits. 
commercially sold in solar powered calculators and battery chargers. 
structure is comprised of a number of side-by-side rectangular shaped cells 
connected electrically in series on a single glass substrate. 
connecticn is accomplished by a sequential patterning and deposition of the 
various films comprising the vertical, cell structure. 
structure is essentially one dimensional, relatively simple design rules can to 
first order be derived and applied. 
requirements force the consideration of two dimensional effects; in addition, 
limitations of the patterning process, interactions of these processes with film 
properties, and the necessary junction of dissimilar materials can affect both 
the module design and itr; ultimate performance and reliability. 
considerations for a-Si solar cell modules are the subject of this paper. 
Practical 
Indeed, a-Si modules of this type are now 
This 
The inter- 
Since the resultant 
However, practical structural and circuit 
Such 
11. SINGLE CELL CHARACTERISTICS 
In order to design modules for specified electrical performance (voltape, 
current, power) individual cell IV characteristics should be exaained to extract 
average cell parameters to be used in the design calculations. For a-Si cells 
of the p i n Structure deposited on a transparent superstrate, the I / V  curves 
and parameters shown in Figure I are typical of the range that can be obtained 
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with present technologies. Several .ures should be noted when comparing 
these to the parameters of single cry;-al silicon (C-Si) cells. First, 
generated photocurrent is about 113 to 1/2 that of C-Si cells, open circuit 
voltage is about 30OmV higher, and the fill-factor is generally lower with a 
"soft" I / V  curve characterized by a somewhat low equivalent shunt resistance as 
shown in Figure l(b). The high Voc is a distinct advantage for series 
interconnection, but the lower generated current implies larger area to achieve 
a given power autput. The "softer" shunt-like I/V characteristics while 
reducing the maximum power available, may have some advantage for hot-spot 
tolerance. 
presented below. 
Parameters close to those of Figure l(b) will be used in the example 
111. STRUCTURE AND DESIGN EXAMPLE OF SERIES INTERCOhWECTED a-Si MODULE 
The cross sectional structure of a monolithic series connected module 
including bus contacts is shown in Figure 2. 
steps typically used to fabricate this structure are shown in Figure 3. The 
deposition of the-various films will not be discussed here, but the choice of 
processing method and geometry of the patterning are important to the design 
considerations. Several methods are available t o  accomplish the patterning such 
as screen-print masking followed by wet or dry etch, mechanical scribing, and 
laser scribing. Laser patterning is desirable because of its speed, dimensional 
control, economy of area loss and absence of wet chemicals. Typical dimensions 
achievable with laser scribes are shown in Fiewe 4 .  For ccmparison, also shown 
in Figure 4, is a typical metal patterning made by a wet etch, which results in 
a tripling of the area loss. 
The deposition and patterning 
An example of the design of a module suitsb,e for charging 4 NiCd "D" cells 
with average available light equivalent to one half AM1 is shown in Figures 5 
and 6. 
wet etched metal patterns. 
are considerable in this example due to the suiall size of this modules. 
physical size of these parts will not change substantially in large modules 
resuiting in m c h  lower fractional loss (about 6% for lft2 modules). 
the shadow and ohmic losses are more than halved for the laser scribed case. 
The results are given for both laser scribe (values in parenthesis) and 
The losses due to bus bars and edges (5.3% and 4 . 7 X )  
The 
Note that 
IV. PRACTICAL RELIABILITY CONCERNS FOR THIN-FILM MODULES 
A number of potential reliability issues could arise both during the 
fabrication of thin-film modules and later on due to environmental stress or 
aging. T h s e  are listed in Table I. 
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TABLE I 
RELIABILITY CONCEJNS 
Type 
pin holes or stressed areas 
segments shorted together 
parasitic elements 
Tppe 
lateral conductive paths 
parasitic elements 
arc over 
corrosion 
pin holes or blistered areas 
PROCESS RELATED 
Result 
shorted or shunted 
cells 
-Cause (s) 
dirt or Impurities 
thin a-Si film at edges 
eissing laser pulses shorted cells 
defects in SnOq (Fig 7) 
poor etch or niask 
(module) 
control 
incomplete a-Si scribe (Fig 8) l o w  fill factor 
too complete a-Si scribe power loss 
STRESS RELATED 
Probable Cause 
ionic contamination 
across small dimensions 
loss of ohmic contacts 
high voltage breakdown 
under bus extensions 
liquid water or water 
vapor 
stress relief, thermal 
expansion/contract ion 
Result 
shorted segments 
lower fill-factor 
shorted module 
loss of output 
loss of voltage 
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V. SUMMARY AND DISCUSSIONS 
The series-conne-ted monolithic circuit has shown to be a desirable 
configuration for fabricating practical thin-film solar-cell modules. It nay be 
applied to a variety of thin-film technologies, and is already in commercial use 
with amorphous silicon. 
problems in scaling to large area modules. 
The design rules are quite simple with no apparent 
In realizing design requirements, however, careful consideration must be 
given to the thin-film deposition and patterning technologies to be used in 
fabricating the module. 
depositions (edge effects), inefficient patterning and/or interactions between 
patterning steps can lead to large area losses, and can raise concerns over the 
immediate and future reliability of the module. 
available a-Si modules indicates that many of these areas are being addressed by 
allowing generous safety margins in area utillization, incorporating potentially 
more reliable substructures, and by encapsulating the modules with materials of 
known reliability: It is for these reasons that current commercial a-Si modules 
are generally only 5 6 %  efficient while 10-12% cells are being universally 
reported. As a-Si deposition technology matures, and advanced laser patterning 
techniques are used in production, module efficiency will increase ever. without 
futher improvement in cell performance. Laboratory and field testing should be 
used extensively to provide real-world experience, and the vast data already 
available from the testing of single crystal modules should be consulted to pinpoint 
potential trouble spots and to reduce time cycles for qualification of thin-film 
modules. 
In this paper, it was shown that nonuniform film 
Examinatian of presently 
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EXAMPLE : DES I G N OF BATTE& .S-
STECIFICATIONS:  CHARGE 4 "D" CELLS ( N I C D )  a SOMA a 1/2 AM1 
V, > 4 x 1.4 = 5.6V 
N = 5.6 = 3 .3  = 10 SEGMENTS (MIGHT USE 11 FOR GOOD YIELD) m 
J, = ~MA/cM*  A T  1/2 AM1 
A = = 8.4 CM; 
GEOMETRY L x w = 8 . 4 ~ ~ ~  
1 J  
SLOSS = 3 0 w2 + ti 
w M I N  = 7% = 1.04 CM (.721C!4) (LASER SCRIBED METAL)  
SLoss = 3.6 + 7.2 = 10.8% 
(1.7) + ( 3 . 4 )  i (5.1%) 
L = '& = 8.101 (11.7~~) 
Figure 5 
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BATTERY CHARGER - DESIGN 
Figure 6 
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DISCUSSION 
LESK: In the CTO laser scribe, do you actually go all the way and take a bit 
of the glass, or is it transparent to the last stage, intact? 
D'AIBLLO: It depends on how much power you use to do the scribe. You can 
take a oit of the glass away. If you go too far you will cause a 
deep cavern there, which must be covered by the silicon later, and 
it's a cause for concern. It is not usually a problem, though in 
practice -- 
LBSK: If you take a little bit of the glass, yoir are trying to contact CTC on 
the edge, and you could get a little layer of glass covering it 
and have high contact resistance there. 
D'AIBLLO: That's correct. 
YERKES: It looks in your diagram l i k  ae have quite a different situation in 
these designs with regard to paralleling diodes. I know you are 
not worried about big arrays at this point -- maybe gou are -- but 
some of the things Ron Ross talked about earlier, it looks like 
this would make potential for either easier dioding or 
automatically incorporating some parallel leakage in here which 
could help in breakdown, or maybe hurt, I don't know. Do you have 
a comment on that? 
D'AIELLO: It's a good point. Your imagination can run wild. My background 
is semiconductor devices, and I'm used to thinking of integrated 
circuits that I can wrap around these things. And there are many 
interesting parasitic elements that could be useful in this 
design, as an integrated monolithic design, that we can add to 
this. I have only :overed the series-connected aspects. You 
could put some blocking or bypass diodes right on board the 
circuit. However, there are also some on-board short circuits 
that are built in that you have to be careful about. That tin 
oxide is all the way to the edge of the glass, usually, and is 
quite conductive, so that if it is not separated adequately from 
the active module you can short the module out. So there's both 
aspects to worry about. 
DBLAHOY: I would like to make a quick coment and then I'll ask a question. 
The fill factors you mentioned around 6 7 R 7 0 X  are good and 
probably typical in production for those in the audience who are 
not aware of what fill factors can be attained with amorphous- 
silicon cells. We have seen fill factors as high as 76%. So the 
potential is there for getting fill factors on amorphous silicon 
modules almost as high as crystalline cells. 
know, the intrinsic contact resistance of aluminum deposited under 
high-vacuum conditions onto clean tin oxide is indeed very low. I 
wondered i f  you had any information regac'dinb the long-term 
stability for the direct aluminum-to-tin-oxide contact that is 
comonly used in many modules? 
As you probably 
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D'AIBLLO: Well, as I mentioned in the talk, you could easily imagine how that 
sitoaticn that you just described would not occur in practice. If 
you evaporate a1uminu:a on clean tin oxide, I agree, you will 'nore 
than likely form an ohmic contact with reasonably low contact 
resistivity. However, we are not doing that in practice; we're 
removing the silicon firat with a high-powe- laser or perhaps some 
other means. And you might damage the tin oxide below, change its 
chemistry -- if it became oxygen-rich, for example, yoa could 
easily imagine how you might affect the foroation of aluminum 
oxide. We ht.ve looked fit ?'kat interface region but I am not at 
liberty to comnent on what the results are. 
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